Compilation and Worst-Case Reaction Time Analysis for Multithreaded Esterel Processing
The recently proposed reactive processing architectures are characterized by instruction set architectures (ISAs) that directly support reactive control fow including concurrency and preemption. These architectur...