Skip to main content

Advertisement

EURASIP Journal on Embedded Systems
EURASIP Journal on Embedded Systems Cover Image
Download PDF

A Framework for System-Level Modeling and Simulation of Embedded Systems Architectures

EURASIP Journal on Embedded Systems volume 2007, Article number: 082123 (2007) Cite this article

Abstract

The high complexity of modern embedded systems impels designers of such systems to model and simulate system components and their interactions in the early design stages. It is therefore essential to develop good tools for exploring a wide range of design choices at these early stages, where the design space is very large. This paper provides an overview of our system-level modeling and simulation environment, Sesame, which aims at efficient design space exploration of embedded multimedia system architectures. Taking Sesame as a basis, we discuss many important key concepts in early systems evaluation, such as Y-chart-based systems modeling, design space pruning and exploration, trace-driven cosimulation, and model calibration.

[1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31]

References

  1. 1.

    Keutzer K, Newton AR, Rabaey JM, Sangiovanni-Vincentelli A: System-level design: orthogonalization of concerns and platform-based design. IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems 2000,19(12):1523-1543. 10.1109/43.898830

  2. 2.

    Pimentel AD, Erbas C, Polstra S: A systematic approach to exploring embedded system architectures at multiple abstraction levels. IEEE Transactions on Computers 2006,55(2):99-112. 10.1109/TC.2006.16

  3. 3.

    Bakshi A, Prasanna V, Ledeczi A: Milan: a model based integrated simulation framework for design of embedded systems. Proceedings of the Workshop on Languages, Compilers, and Tools for Embedded Systems (LCTES '01), June 2001, Snowbird, Utah, USA 82-87.

  4. 4.

    Balarin F, Watanabe Y, Hsieh H, Lavagno L, Passerone C, Sangiovanni-Vincentelli A: Metropolis: an integrated electronic system design environment. Computer 2003,36(4):45-52. 10.1109/MC.2003.1193228

  5. 5.

    Cassidy A, Paul J, Thomas D: Layered, multi-threaded, high-level performance design. Proceedings of the International Conference on Design, Automation and Test in Europe (DATE '03), March 2003, Munich, Germany 954-959.

  6. 6.

    Balarin F, Giusto PD, Jurecska A, et al.: Hardware-Software Co-Design of Embedded Systems: The POLIS Approach. Kluwer Academic, Boston, Mass, USA; 1997.

  7. 7.

    Kienhuis B, Deprettere E, Vissers K, van der Wolf P: An approach for quantitative analysis of application-specific dataflow architectures. Proceedings of IEEE International Conference on Application-Specific Systems, Architectures and Processors (ASAP '97), July 1997, Zurich, Switzerland 338-349.

  8. 8.

    Kahn G: The semantics of a simple language for parallel programming. Proceedings of the IFIP Congress on Information Processing, August 1974, Stockholm, Sweden 471-475.

  9. 9.

    Verdoolaege S, Nikolov H, Stefanov T: Improved derivation of process networks. Proceedings of the 4th International Workshop on Optimization for DSP and Embedded Systems (ODES '06), March 2006, New York, NY, USA

  10. 10.

    Stefanov T, Kienhuis B, Deprettere E: Algorithmic transformation techniques for efficient exploration of alternative application instances. Proceedings of the 10th International Symposium on Hardware/Software Codesign (CODES '02), May 2002, Estes Park, Colo, USA 7-12.

  11. 11.

    Erbas C, Pimentel AD: Utilizing synthesis methods in accurate system-level exploration of heterogeneous embedded systems. Proceedings of IEEE Workshop on Signal Processing Systems (SIPS '03), August 2003, Seoul, Korea 310-315.

  12. 12.

    Erbas C, Cerav-Erbas S, Pimentel AD: Multiobjective optimization and evolutionary algorithms for the application mapping problem in multiprocessor system-on-chip design. IEEE Transactions on Evolutionary Computation 2006,10(3):358-374. 10.1109/TEVC.2005.860766

  13. 13.

    Erbas C, Cerav-Erbas S, Pimentel AD: A multiobjective optimization model for exploring multiprocessor mappings of process networks. Proceedings of the 1st IEEE/ACM/IFIP International Conference on Hardware/Software Codesign and System Synthesis, October 2003, Newport Beach, Calif, USA 182-187.

  14. 14.

    Zitzler E, Laumanns M, Thiele L: SPEA2: improving the strength pareto evolutionary algorithm for multiobjective optimization. In Evolutionary Methods for Design, Optimisation and Control with Application to Industrial Problems. Edited by: Giannakoglou K, Tsahalis D, Periaux J, Papailiou KD, Fogarty T. International Center for Numerical Methods in Engineering, Barcelona, Spain; 2002:95-100.

  15. 15.

    de Kock EA, Essink G, Smits W, et al.: YAPI: application modeling for signal processing systems. Proceedings of the 37th Design Automation Conference (DAC '00), June 2000, Los Angeles, Calif, USA 402-405.

  16. 16.

    Coffland JE, Pimentel AD: A software framework for efficient system-level performance evaluation of embedded systems. Proceedings of the ACM Symposium on Applied Computing, March 2003, Melbourne, Fla, USA 666-671.

  17. 17.

    Thompson M, Pimentel AD: A high-level programming paradigm for systemC. In Proceedings of the 4th International Workshops on Systems, Architectures, Modeling, and Simulation (SAMOS '04), July 2004, Samos, Greece, Lecture Notes in Computer Science. Volume 3133. Springer; 530-539.

  18. 18.

    Thompson M, Pimentel AD, Polstra S, Erbas C: A mixed-level co-simulation method for system-level design space exploration. Proceedings of the IEEE/ACM/IFIP Workshop on Embedded Systems for Real Time Multimedia, October 2006, Seoul, Korea 27-32.

  19. 19.

    Kienhuis B, Rijpkema E, Deprettere E: Compaan: deriving process networks from Matlab for embedded signal processing architectures. Proceedings of the 18th International Workshop Hardware/Software Codesign (CODES '00), May 2000, San Diego, Calif, USA 13-17.

  20. 20.

    Zissulescu C, Stefanov T, Kienhuis B, Deprettere E: Laura: leiden architecture research and exploration tool. In Proceedings of the 13th International Conference on Field-Programmable Logic and Applications (FPL '03), September 2003, Lisbon, Portugal, Lecture Notes in Computer Science. Volume 2778. Edited by: Cheung P, Constantinides G, de Sousa J. Springer; 911-920.

  21. 21.

    Pimentel AD, Terpstra F, Polstra S, Coffland JE: On the modeling of intra-task parallelism in task-level parallel embedded systems. In Domain-Specific Processors: Systems, Architectures, Modeling, and Simulation. Edited by: Bhattacharyya S, Deprettere E, Teich J. Springer, Berlin, Germany; 2003:85-105.

  22. 22.

    Pimentel AD: The artemis workbench for system-level performance evaluation of embedded systems. International Journal of Embedded Systems 2005.,1(7):

  23. 23.

    Mihal A, Kulkarni C, Sauer C, et al.: Developing architectural platforms: a disciplined approach. IEEE Design and Test of Computers 2002,19(6):6-16. 10.1109/MDT.2002.1047739

  24. 24.

    Mohanty S, Prasanna VK: Rapid system-level performance evaluation and optimization for application mapping onto SoC architectures. Proceedings of the 15th Annual IEEE International ASIC/SOC Conference, September 2002, Rochester, NY, USA 160-167.

  25. 25.

    Kogel T, Wieferin A, Leupers R, et al.: Virtual architecture mapping: a systemC based methodology for architectural exploration of system-on-chip designs. Proceedings of the 3rd International Workshop on Computer Systems: Architectures, Modeling, and Simulation (SAMOS '03), July 2003, Samos, Greece 138-148.

  26. 26.

    Gries M: Methods for evaluating and covering the design space during early design development. Integration, the VLSI Journal 2004,38(2):131-183. 10.1016/S0167-9260(04)00032-X

  27. 27.

    Lahiri K, Raghunathan A, Dey S: System-level performance analysis for designing on-chip communication architectures. IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems 2001,20(6):768-783. 10.1109/43.924830

  28. 28.

    Zivkovic V, Deprettere E, van der Wolf P, de Kock E: Fast and accurate multiprocessor architecture exploration with symbolic programs. Proceedings of the International Conference on Design, Automation and Test in Europe (DATE '03), March 2003, Munich, Germany 656-661.

  29. 29.

    Lieverse P, van der Wolf P, Deprettere E, Vissers K: A methodology for architecture exploration of heterogeneous signal processing systems. Journal of VLSI Signal Processing Systems for Signal, Image, and Video Technology 2001,29(3):197-207.

  30. 30.

    Brooks D, Tiwari V, Martonosi M: Wattch: a framework for architectural-level power analysis and optimizations. Proceedings of the 27th Annual International Symposium on Computer Architecture (ISCA '00), June 2000, Vancouver, BC, Canada 83-94.

  31. 31.

    Ye W, Vijaykrishnan N, Kandemir M, Irwin MJ: The design and use of simplepower: a cycle-accurate energy estimation tool. Proceedings of the 37th Design Automation Conference (DAC '00), June 2000, Los Angeles, Calif, USA 340-345.

Download references

Author information

Affiliations

  1. Computer Systems Architecture Group, Informatics Institute, Faculty of Science, University of Amsterdam, Kruislaan 403, SJ, Amsterdam, 1098, The Netherlands
    • Cagkan Erbas
    • , Andy D Pimentel
    • , Mark Thompson
    •  & Simon Polstra
Authors
  1. Cagkan Erbas
    View author publications
    You can also search for this author in
  2. Andy D Pimentel
    View author publications
    You can also search for this author in
  3. Mark Thompson
    View author publications
    You can also search for this author in
  4. Simon Polstra
    View author publications
    You can also search for this author in

Corresponding author

Correspondence to Cagkan Erbas.

Rights and permissions

Open Access This article is distributed under the terms of the Creative Commons Attribution 2.0 International License (https://creativecommons.org/licenses/by/2.0), which permits unrestricted use, distribution, and reproduction in any medium, provided the original work is properly cited.

Reprints and Permissions

About this article

Cite this article

Erbas, C., Pimentel, A.D., Thompson, M. et al. A Framework for System-Level Modeling and Simulation of Embedded Systems Architectures. J Embedded Systems 2007, 082123 (2007). https://doi.org/10.1155/2007/82123

Download citation

Keywords

  • Design Space
  • Model Calibration
  • System Architecture
  • Simulation Environment
  • Embed System