Model-Driven Validation of SystemC Designs
EURASIP Journal on Embedded Systems volume 2008, Article number: 519474 (2008)
Functional test generation for dynamic validation of current system level designs is a challenging task. Manual test writing or automated random test generation techniques are often used for such validation practices. However, directing tests to particular reachable states of a SystemC model is often difficult, especially when these models are large and complex. In this work, we present a model-driven methodology for generating directed tests that take the SystemC model under validation to specific reachable states. This allows the validation to uncover very specific scenarios which lead to different corner cases. Our formal modeling is done entirely within the Microsoft SpecExplorer tool to formally describe the specification of the system under validation in the formal notation of AsmL. We also exploit SpecExplorer's abilities for state space exploration for our test generation, and its APIs for connecting the model to real programs to drive the validation of SystemC models with the generated test cases.
To access the full article, please see PDF.
About this article
Cite this article
Patel, H.D., Shukla, S.K. Model-Driven Validation of SystemC Designs. J Embedded Systems 2008, 519474 (2008). https://doi.org/10.1155/2008/519474
- Test Generation
- Random Test
- Reachable State
- Manual Test
- Publisher Note