Skip to main content

Using Visual Specifications in Verification of Industrial Automation Controllers

Abstract

This paper deals with further development of a graphical specification language resembling timing-diagrams and allowing specification of partially ordered events in input and output signals. The language specifically aims at application in modular modelling of industrial automation systems and their formal verification via model-checking. The graphical specifications are translated into a model which is connected with the original model under study.

Publisher note

To access the full article, please see PDF.

Author information

Affiliations

Authors

Corresponding author

Correspondence to Valeriy Vyatkin.

Rights and permissions

Open Access This article is distributed under the terms of the Creative Commons Attribution 2.0 International License (https://creativecommons.org/licenses/by/2.0), which permits unrestricted use, distribution, and reproduction in any medium, provided the original work is properly cited.

Reprints and Permissions

About this article

Cite this article

Vyatkin, V., Bouzon, G. Using Visual Specifications in Verification of Industrial Automation Controllers. J Embedded Systems 2008, 251957 (2007). https://doi.org/10.1155/2008/251957

Download citation

Keywords

  • Output Signal
  • Original Model
  • Control Structure
  • Automation System
  • Electronic Circuit