Skip to main content

Advertisement

FPGA-Based Communications Receivers for Smart Antenna Array Embedded Systems

Article metrics

  • 1721 Accesses

  • 3 Citations

Abstract

Field-programmable gate arrays (FPGAs) are drawing ever increasing interest from designers of embedded wireless communications systems. They outpace digital signal processors (DSPs), through hardware execution of a wide range of parallelizable communications transceiver algorithms, at a fraction of the design and implementation effort and cost required for application-specific integrated circuits (ASICs). In our study, we employ an Altera Stratix FPGA development board, along with the DSP Builder software tool which acts as a high-level interface to the powerful Quartus II environment. We compare single- and multibranch FPGA-based receiver designs in terms of error rate performance and power consumption. We exploit FPGA operational flexibility and algorithm parallelism to design eigenmode-monitoring receivers that can adapt to variations in wireless channel statistics, for high-performing, inexpensive, smart antenna array embedded systems.

[1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23]

References

  1. 1.

    Algans A, Pedersen KI, Mogensen PE: Experimental analysis of the joint statistical properties of azimuth spread, delay spread, and shadow fading. IEEE Journal on Selected Areas in Communications 2002,20(3):523-531. 10.1109/49.995511

  2. 2.

    Benini L, De Micheli G, Macii E: Designing low-power circuits: practical recipes. IEEE Circuits and Systems Magazine 2001,1(1):6-25. 10.1109/7384.928306

  3. 3.

    Brunner C, Utschick W, Nossek JA: Exploiting the short-term and long-term channel properties in space and time: eigenbeamforming concepts for the BS in WCDMA. European Transactions on Telecommunications 2001,12(5):365-378. special issue on Smart Antennas, http://www.chrisbrunner.org 10.1002/ett.4460120503

  4. 4.

    Cavers JK: An analysis of pilot symbol assisted modulation for Rayleigh fading channels. IEEE Transactions on Vehicular Technology 1991,40(4):686-693. 10.1109/25.108378

  5. 5.

    Dietrich F, Utschick W: On the effective spatio-temporal rank of wireless communication channels. Proceedings of the 13th IEEE International Symposium on Personal, Indoor and Mobile Radio Communications, September 2002, Lisbon, Portugal 5: 1982-1986.

  6. 6.

    Ebeling C, Fisher C, Xing G, Shen M, Liu H: Implementing an OFDM receiver on the RaPiD reconfigurable architecture. IEEE Transactions on Computers 2004,53(11):1436-1448. 10.1109/TC.2004.98

  7. 7.

    Guillaud M, Burg A, Rupp M, Beck E, Das S: Rapid prototyping design of a 4#x00D7;4 BLAST-over-UMTS system. Proceedings of Conference Record of the 35th Asilomar Conference on Signals, Systems and Computers, November 2001, Pacific Grove, Calif, USA 2: 1256-1260.

  8. 8.

    Hutchings BL, Nelson BE: Gigaop DSP on FPGA. Proceedings of IEEE International Conference on Acoustics, Speech and Signal Processing (ICASSP '01), May 2001, Salt Lake City, Utah, USA 2: 885-888.

  9. 9.

    Jakes WC (Ed): Microwave Mobile Communications. John Wiley & Sons, New York, NY, USA; 1974.

  10. 10.

    Jelitto J, Fettweis G: Reduced dimension space-time processing for multi-antenna wireless systems. IEEE Wireless Communications 2002,9(6):18-25. 10.1109/MWC.2002.1160077

  11. 11.

    Mak TST, Lam KP: Embedded computation of maximum-likelihood phylogeny inference using platform FPGA. Proceedings of IEEE Computational Systems Bioinformatics Conference (CSB '04), August 2004, Stanford, Calif, USA 512-514.

  12. 12.

    Proakis J: Digital Communications. 4th edition. McGraw-Hill, Boston, Mass, USA; 2001.

  13. 13.

    Rappaport TS: Wireless Communications. Principles and Practice. Prentice-Hall, Upper Saddle River, NJ, USA; 1996.

  14. 14.

    Sharp S: Conquering the three challenges of power consumption. XCell Journal 2005., (53):

  15. 15.

    Simon MK, Alouini M-S: Digital Communication over Fading Channels: A Unified Approach to Performance Analysis. John Wiley & Sons, New York, NY, USA; 2000.

  16. 16.

    Simunic T, Benini L, De Micheli G: Energy-efficient design of battery-powered embedded systems. IEEE Transactions on Very Large Scale Integration (VLSI) Systems 2001,9(1):15-28. 10.1109/92.920814

  17. 17.

    Siriteanu C: Maximal-ratio eigen-combining for smarter antenna arrays, Ph.D. dissertation. Queen's University, Kingston, ON, Canada; 2006.

  18. 18.

    Siriteanu C, Blostein SD: Maximal-ratio eigen-combining: a performance analysis. Canadian Journal of Electrical and Computer Engineering 2004,29(1):15-22. 10.1109/CJECE.2004.1425792

  19. 19.

    Siriteanu C, Blostein SD: Smart antenna arrays for correlated and imperfectly-estimated Rayleigh fading channels. Proceedings of IEEE International Conference on Communications (ICC '04), June 2004, Paris, France 5: 2757-2761.

  20. 20.

    Siriteanu C, Blostein SD: Maximal-ratio eigen-combining for smarter antenna arrays. to appear in IEEE Transactions on Wireless Communication

  21. 21.

    Telikepalli A: Performance vs. power: getting the best of both worlds. XCell Journal 2005., (54):

  22. 22.

    Vargas FL, Fagundes RDR, Barros D Jr.: A FPGA-based Viterbi algorithm implementation for speech recognition systems. Proceedings of IEEE International Conference on Acoustics, Speech and Signal Processing (ICASSP '01), May 2001, Salt Lake City, Utah, USA 2: 1217-1220.

  23. 23.

    Yang A: Design techniques to reduce power consumption. XCell Journal 2005., (54):

Download references

Author information

Correspondence to Constantin Siriteanu.

Rights and permissions

Reprints and Permissions

About this article

Keywords

  • Digital Signal Processor
  • Operational Flexibility
  • Algorithm Parallelism
  • Error Rate Performance
  • Wireless Channel Statistic