do Carmo Lucas A, Ernst R: An image processor for digital film. Proceedings of the 16th IEEE International Conference on Application-Specific Systems, Architectures, and Processors (ASAP '05), July 2005, Samos, Greece 219-224.
do Carmo Lucas A, Heithecker S, Rüfer P, et al.: A reconfigurable HW/SW platform for computation intensive high-resolution real-time digital film applications. Proceedings of the Conference on Design, Automation and Test in Europe (DATE '06), March 2006, Munich, Germany 1: 194-199.
PCI-SIG, PCI-Express Base Specification Revision 1.0, July 2002
IEC 60027-2: Letter symbols to be used in electrical technology—part 2: telecommunications and electronics. IEC, 3.0 edition, August 2005
Dutta S, Jensen R, Rieckmann A: Viper: a multiprocessor SOC for advanced set-top box and digital TV systems. IEEE Design and Test of Computers 2001,18(5):21-31. 10.1109/54.953269
Ahn JH, Dally WJ, Khailany B, Kapasi UJ, Das A: Evaluating the imagine stream architecture. ACM SIGARCH Computer Architecture News 2004,32(2):14. 10.1145/1028176.1006734
Hunt Engineering, http://www.hunteng.co.uk/
Park J, Diniz PC: Synthesis of pipelined memory access controllers for streamed data applications on FPGA-based computing engines. Proceedings of the 14th International Symposium on System Synthesis (ISSS '01), September-October 2001, Montreal, Quebec, Canada 221-226.
Oxford Micro Devices, http://www.omdi.com/
Texas Instruments, http://www.ti.com/
Analog Devices, http://www.analog.com/
Strzodka R, Garbe C: Real-time motion estimation and visualization on graphics cards. Proceedings of the 15th IEEE Visualization Conference (VIS '04), October 2004, Austin, Tex, USA 545-552.
Kahle JA, Day MN, Hofstee HP, Johns CR, Maeurer TR, Shippy D: Introduction to the cell multiprocessor. IBM Journal of Research and Development 2005,49(4-5):589-604. 10.1147/rd.494.0589
Panda PR, Catthoor F, Dutt ND, et al.: Data and memory optimization techniques for embedded systems. ACM Transactions on Design Automation of Electronic Systems 2001,6(2):149-206. 10.1145/375977.375978
Cuppu V, Jacob B, Davis B, Mudge T: High-performance DRAMs in workstation environments. IEEE Transactions on Computers 2001,50(11):1133-1153. 10.1109/12.966491
Cuppu V, Jacob B, Davis B, Mudge T: A performance comparison of contemporary DRAM architectures. Proceedings of the 26th International Symposium on Computer Architecture (ISCA '99), May 1999, Atlanta, Ga, USA 222-233.
Rixner S, Dally WJ, Kapasi UJ, Mattson P, Owens JD: Memory access scheduling. Proceedings of the 27th International Symposium on Computer Architecture (ISCA '00), June 2000, Vancouver, BC, Canada 128-138.
Heithecker S, do Carmo Lucas A, Ernst R: A mixed QoS SDRAM controller for FPGA-based high-end image processing. Proceedings of the IEEE Workshop on Signal Processing Systems (SIPS '03), August 2003, Seoul, Korea 322-327.
Heithecker S, Ernst R: Traffic shaping for an FPGA-based SDRAM controller with complex QoS requirements. Proceedings of the 42nd Design Automation Conference (DAC '05), 2005, Anaheim, Calif, USA 575-578.
Weber M: Arbiters: design ideas and coding styles. In Synopsys Users Group (SNUG), Boston, Mass, USA, 2001. http://www.snug-universal.org/cgi-bin/search/search.cgi?Boston,+2001 In Synopsys Users Group (SNUG), Boston, Mass, USA, 2001.
Lee K-B, Lin T-C, Jen C-W: An efficient quality-aware memory controller for multimedia platform SOC. IEEE Transactions on Circuits and Systems for Video Technology 2005,15(5):620-633. 10.1109/TCSVT.2005.846412
Sonics, Sonics MemMax 2.0 Multi-threaded DRAM Access Scheduler, Data sheet, Sonics, 2005. http://www.sonicsinc.com/
Weber W-D: Efficient Shared DRAM Subsystems for SOCs. In Microprocessor Forum, 2001
Macián C, Dharmapurikar S, Lockwood J: Beyond performance: secure and fair memory management for multiple systems on a chip. Proceedings of the IEEE International Conference on Field-Programmable Technology (FPT '03), December 2003, Tokyo, Japan 348-351.
Goossens K, Gangwal OP, Röver J, Niranjan AP: Interconnect and memory organization in SOCs for advanced set-top boxes and TV. In Interconnect-Centric Design for Advanced SOC and NOC. Springer, New York, NY, USA; 2004. chapter 16
Harmsze F, Timmer A, van Meerbergen J: Memory arbitration and cache management in stream-based systems. Proceedings of the Conference on Design, Automation and Test in Europe (DATE '00), March 2000, Paris, France 257-262.
ARM. PrimeCell Dynamic Memory Controller (PL340). ARM, 2005
Xilinx, Xilinx Memory Solutions, http://www.xilinx.com/products/design_resources/mem_corner/index.htm
Henriss K, Rüffer P, Ernst R: A reconfigurable hardware platform for digital real-time signal processing in television studios. Proceedings of the IEEE Symposium on Field-Programmable Custom Computing Machines (FCCM '00), April 2000, Napa Valley, Calif, USA 285.
Eichner S, Scheller G, Wessely U, Rückert H, Hedtke R: Motion compensated spatial-temporal reduction of film grain noise in the wavelet domain. Proceedings of the Society of Motion Picture and Television Engineers Technical Conference (SMPTE '05), November 2005, New York, NY, USA
Sanz C, Garrido MJ, Meneses JM: VLSI architecture for motion estimation using the block-matching algorithm. Proceedings of the European conference on Design and Test (EDTC '96), March 1996, Paris, France 310-314.
Rout S: Orthogonal vs. biorthogonal wavelets for image compression, M.S. thesis. Virginia Polytechnic Institute and State University, Blacksburg, Va, USA; 2003.
Zervas ND, Anagnostopoulos GP, Spiliotopoulos V, Andreopoulos Y, Goutis CE: Evaluation of design alternatives for the 2-D-discrete wavelet transform. IEEE Transactions on Circuits and Systems for Video Technology 2001,11(12):1246-1262. 10.1109/76.974679
Brislawn CM: Classification of nonexpansive symmetric extension transforms for multirate filter banks. Applied and Computational Harmonic Analysis 1996,3(4):337-357. 10.1006/acha.1996.0026
Guthaus MR, Ringenberg JS, Ernst D, Austin TM, Mudge T, Brown RB: MiBench: a free, commercially representative embedded benchmark suite. Proceedings of the 4th Annual IEEE International Workshop on Workload Characterization (WWC-4'01), December 2001, Austin, Tex, USA 3-14.