Skip to main content

Advertisement

pn: A Tool for Improved Derivation of Process Networks

Article metrics

Abstract

Current emerging embedded System-on-Chip platforms are increasingly becoming multiprocessor architectures. System designers experience significant difficulties in programming these platforms. The applications are typically specified as sequential programs that do not reveal the available parallelism in an application, thereby hindering the efficient mapping of an application onto a parallel multiprocessor platform. In this paper, we present our compiler techniques for facilitating the migration from a sequential application specification to a parallel application specification using the process network model of computation. Our work is inspired by a previous research project called Compaan. With our techniques we address optimization issues such as the generation of process networks with simplified topology and communication without sacrificing the process networks' performance. Moreover, we describe a technique for compile-time memory requirement estimation which we consider as an important contribution of this paper. We demonstrate the usefulness of our techniques on several examples.

[1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30]

References

  1. 1.

    Darte A, Schreiber R, Villard G: Lattice-based memory allocation. IEEE Transactions on Computers 2005, 54: 1242-1257. 10.1109/TC.2005.167

  2. 2.

    Lee EA, Sangiovanni-Vincentelli A: A framework for comparing models of computation. IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems 1998,17(12):1217-1229. 10.1109/43.736561

  3. 3.

    Davis J, Galicia R, Goel M, et al.: PtolemyII: heterogeneous concurrent modeling and design in java. In Tech. Rep. UCB/ERL M99/40. University of California, Berkeley, Calif, USA; 1999.

  4. 4.

    Kahn G: The semantics of a simple language for parallel programming. In Proceedings of the IFIP Congress, August 1974, Stockholm, Sweden. North-Holland; 471-475.

  5. 5.

    de Kock EA, Essink G, Smits WJM, et al.: YAPI: application modeling for signal processing systems. Proceedings of the 37th Design Automation Conference (DAC '00), June 2000, Los Angeles, Calif, USA 402-405.

  6. 6.

    de Kock EA: Multiprocessor mapping of process networks: a JPEG decoding case study. Proceedings of the 15th International Symposium on System Synthesis (ISSS '02), October 2002, Kyoto, Japan 68-73.

  7. 7.

    Dwivedi BK, Kumar A, Balakrishnan M: Automatic synthesis of system on chip multiprocessor architectures for process networks. In Proceedings of the 2nd IEEE/ACM/IFIP International Conference on Hardware/Software Codesign and Systems Synthesis, (CODES+ISSS '04), September 2004, Stockholm, Sweden. IEEE Computer Society; 60-65.

  8. 8.

    Goossens K, Dielissen J, van Meerbergen J, et al.: Guaranteeing the quality of services in networks on chip. In Networks on Chip. Kluwer Academic Publishers, Hingham, Mass, USA; 2003:61-82.

  9. 9.

    Lieverse P, Stefanov T, van der Wolf P, Deprettere E: System level design with SPADE: an M-JPEG case study. Proceedings of the International Conference on Computer-Aided Design (ICCAD '01), November 2001, San Jose, Calif, USA 31-38.

  10. 10.

    Nieuwland A, Kang J, Gangwal OP, et al.: C-HEAP: A Heterogeneous Multi-Processor Architecture Template and Scalable and Flexible Protocol for the Design of Embedded Signal Processing Systems. Kluwer Academic Publishers, Norwell, Mass, USA; 2002.

  11. 11.

    Nikolov H, Stefanov T, Deprettere E: Multi-processor system design with ESPAM. Proceedings of the 4th IEEE/ACM/IFIP International Conference on Hardware/Software Codesign and System Synthesis (CODES+ISSS '06), October 2006, Seoul, Korea 211-216.

  12. 12.

    Pimentel AD, Erbas C, Polstra S: A systematic approach to exploring embedded system architectures at multiple abstraction levels. IEEE Transactions on Computers 2006,55(2):99-112. 10.1109/TC.2006.16

  13. 13.

    Stefanov T, Zissulescu C, Turjan A, Kienhuis B, Deprettere E: System design using Kahn process networks: the Compaan/Laura approach. Proceedings of Conference Design, Automation and Test in Europe (DATE '04), February 2004, Paris, France 1: 340-345.

  14. 14.

    van der Wolf P, Lieverse P, Goel M, La Hei D, Vissers K: MPEG-2 decoder case study as a driver for a system level design methodology. Proceedings of the 7th International Workshop on Hardware/Software Codesign (CODES '99), May 1999, Rome, Italy 33-37.

  15. 15.

    Kienhuis B, Rijpkema E, Deprettere E: Compaan: deriving process networks from matlab for embedded signal processing architectures. In Proceedings of the 8th International Workshop Hardware/Software Codesign (CODES '00), May 2000, San Diego, Calif, USA. ACM Press; 13-17.

  16. 16.

    Rijpkema E, Deprettere EF, Kienhuis B: Deriving process networks from nested loop algorithms. Parallel Processing Letters 2000,10(2):165-176. 10.1142/S0129626400000172

  17. 17.

    Turjan A, Kienhuis B, Deprettere E: Translating affine nested-loop programs to process networks. Proceedings of International Conference on Compilers, Architecture, and Synthesis for Embedded Systems (CASES '04), September 2004, Washington, DC, USA 220-229.

  18. 18.

    Darte A, Schreiber R, Villard G: Lattice-based memory allocation. In Proceedings of the International Conference on Compilers, Architecture, and Synthesis for Embedded Systems (CASES '03), October-November 2003, San Jose, Calif, USA. ACM Press; 298-308.

  19. 19.

    Beyls K, D'Hollander EH: Generating cache hints for improved program efficiency. Journal of Systems Architecture 2005,51(4):223-250. 10.1016/j.sysarc.2004.09.004

  20. 20.

    Vander Aa T, Jayapala M, Barat F, Corporaal H, Catthoor F, Deconinck G: A high-level memory energy estimator based on reuse distance. Proceedings of the 3rd Workshop on Optimizations for DSP and Embedded Systems (ODES '05), March 2005, San Jose, Calif, USA

  21. 21.

    Vanbroekhoven P, Janssens G, Bruynooghe M, Corporaal H, Catthoor F: Advanced copy propagation for arrays. In Proceedings of the ACM SIGPLAN Conference on Languages, Compilers, and Tools for Embedded Systems (LCTES '03), June 2003, San Diego, Calif, USA. Edited by: Kremer U. ACM Press; 24-33.

  22. 22.

    Feautrier P: Automatic parallelization in the polytope model. In The Data Parallel Programming Model, Lecture Notes in Computer Science. Volume 1132. Springer, London, UK; 1996:79-103.

  23. 23.

    Feautrier P: Parametric integer programming. Operationnelle/Operations Research 1988,22(3):243-268.

  24. 24.

    Verdoolaege S, Seghir R, Beyls K, Loechner V, Bruynooghe M: Analytical computation of Ehrhart polynomials: enabling more compiler analyses and optimizations. Proceedings of the International Conference on Compilers, Architecture, and Synthesis for Embedded Systems (CASES '04), September 2004, Washington, DC, USA 248-258.

  25. 25.

    Clauss P, Fernández FJ, Gabervetsky D, Verdoolaege S: Symbolic polynomial maximization over convex sets and its application to memory requirement estimation. In ICPS Research Reports 06–04. Université Louis Pasteur, Strasbourg, France; 2006. http://icps.u-strasbg.fr/upload/icps-2006-173.pdf

  26. 26.

    Feautrier P: Dataflow analysis of array and scalar references. International Journal of Parallel Programming 1991,20(1):23-53. 10.1007/BF01407931

  27. 27.

    Bastoul C: Code generation in the polyhedral model is easier than you think. In Proceedings of the 13th International Conference on Parallel Architectures and Compilation Techniques (PACT '04), September 2004, Antibes Juan-les-Pins, France. IEEE Computer Society; 7-16.

  28. 28.

    Verdoolaege S, Bruynooghe M, Janssens G, Catthoor F: Multi-dimensional incremental loop fusion for data locality. In Proceedings of the 14th IEEE International Conference on Application-Specific Systems, Architectures, and Processors (ASAP '03), June 2003, The Hague, The Netherlands Edited by: Martin D. 17-27.

  29. 29.

    Verdoolaege S, Danckaert K, Catthoor F, Bruynooghe M, Janssens G: An access regularity criterion and regularity improvement heuristics for data transfer optimization by global loop transformations. Proceedings of the 1st Workshop on Optimization for DSP and Embedded Systems (ODES '03), March 2003, San Francisco, Calif, USA

  30. 30.

    Daubechies I, Sweldens W: Factoring wavelet transforms into lifting steps. Journal of Fourier Analysis and Applications 1998,4(3):247-269. 10.1007/BF02476026

Download references

Author information

Correspondence to Sven Verdoolaege.

Rights and permissions

Open Access This article is distributed under the terms of the Creative Commons Attribution 2.0 International License (https://creativecommons.org/licenses/by/2.0), which permits unrestricted use, distribution, and reproduction in any medium, provided the original work is properly cited.

Reprints and Permissions

About this article

Keywords

  • Migration
  • System Designer
  • Network Model
  • Control Structure
  • Memory Requirement