Fürtler J, Krattenthaler W, Mayer KJ, Penz H, Vrabl A: SIS-Stamp: an integrated inspection system for sheet prints in stamp printing application. Computers in Industry 2005,56(8-9):958-974. 10.1016/j.compind.2005.05.019
Article
Google Scholar
Davies ER: Machine Vision. Morgan Kaufmann, San Francisco, Calif, USA; 2005.
Google Scholar
Stein J: Digital Signal Processing: A Computer Science Perspective. John Wiley & Sons, New York, NY, USA; 2000.
Book
Google Scholar
Salcic Z, Smailagic A: Digital Systems Design and Prototyping Using Field Programmable Logic and Hardware Description Languages. Kluwer Academic, Dordrecht, The Netherlands; 2000.
MATH
Google Scholar
Rössler P, Eckel C, Nachtnebel H, Fürtler J, Cadek G: FPGA-Design für ein Hochleistungs-bildverarbeitungssystem. Proceedings of the Austrochip 2004, The Austrian National Conference on Microelectronics, October 2004, Villach, Austria 83-88.
Google Scholar
Fürtler J, Brodersen J, Rössler P, et al.: Architecture for hardware driven image inspection based on FPGAs. Real-Time Image Processing, January 2006, San Jose, Calif, USA, Proceedings of SPIE 6063: 105-113.
Google Scholar
Fürtler J, Mayer KJ, Krattenthaler W, Bajla I: SPOT—development tool for software pipeline optimization for VLIW-DSPs used in real-time image processing. Real-Time Imaging 2003,9(6):387-399. 10.1016/j.rti.2003.09.017
Article
Google Scholar
Siegel S: A unified streaming memory controller and its utility in image processing applications. In White Paper. Datacube, AIA Machine Vision Online, Ann Arbor, Mich, USA;
Turley J: The Essential Guide to Semiconductors. Prentice-Hall, Upper Saddle River, NJ, USA; 2003.
Google Scholar
"128MB, 256MB, 512MB (x64, SR) PC3200 200-PIN DDR SODIMM," Datasheet, Micron Technology, 2004
Brodersen J, Mayer KJ, Landl D, Bajla I: Novel data acquisition and communication bus architecture for real-time multisensor imaging systems. Real-Time Imaging VII, January 2003, Santa Clara, Calif, USA, Proceedings of SPIE 5012: 122-131.
Article
Google Scholar
Brodersen J, Palkovich R, Landl D, Fürtler J, Dulovits M: Advanced real-time bus system for concurrent data paths used in high-performance image processing. Real-Time Imaging VIII, January 2004, San Jose, Calif, USA, Proceedings of SPIE 5297: 278-286.
Article
Google Scholar
Strat ix Device Handbook S5V1-3.1 and S5V2-3.1, Altera, San Jose, Calif, USA
DDR SDRAM Controller MegaCore Function User Guide Document Version 1.2.0 rev 1, Altera, San Jose, Calif, USA, March 2003
Jähne B: Digital Image Processing. Springer, New York, NY, USA; 1991.
Google Scholar
Fürtler J, Mayer KJ, Eckel C, Brodersen J, Nachtnebel H, Cadek G: Geometry unit for analysis of warped image features on programmable chips. to appear in EURASIP Journal on Embedded Systems, special issue on Embedded Vision Systems
Penz H, Bajla I, Mayer KJ, Krattenthaler W: High-speed template matching with point correlation in image pyramids. Diagnostic Imaging Technologies and Industrial Applications, June 1999, Munich, Germany, Proceedings of SPIE 3827: 85-94.
Article
Google Scholar
Bergeron J: Writing Testbenches, Functional Verification of HDL Models. 2nd edition. Kluwer Academic, Dordrecht, The Netherlands; 2003.
Book
MATH
Google Scholar