Fig. 2From: A novel power model for future heterogeneous 3D chip-multiprocessors in the dark silicon agePower breakdown of a a 4-core with 4Â MB LLC, b an 8-core with 8Â MB LLC, c a 16-core with 16Â MB LLC, and d a 32-core with 32Â MB LLC under limited power budgetBack to article page