Fig. 1From: A novel power model for future heterogeneous 3D chip-multiprocessors in the dark silicon agea A parallel MTJ. b An anti-parallel MTJ. c A STT-RAM cellBack to article page