Figure 10From: Implementation of a reconfigurable ASIP for high throughput low power DFT/DCT/FIR engineProcessing element.Back to article page