Figure 10From: Model and Design of a Power Driver for Piezoelectric Stack Actuators The experimental set-up of the proposed FPGA controlled power driver with dummy loads and a piezoelectric actuator connected. Back to article page