- Research Article
- Open access
- Published:
An Efficient Segmental Bus-Invert Coding Method for Instruction Memory Data Bus Switching Reduction
EURASIP Journal on Embedded Systems volume 2009, Article number: 973976 (2009)
Abstract
This paper presents a bus coding methodology for the instruction memory data bus switching reduction. Compared to the existing state-of-the-art multiway partial bus-invert (MPBI) coding which relies on data bit correlation, our approach is very effective in reducing the switching activity of the instruction data buses, since little bit correlation can be observed in the instruction data. Our experiments demonstrate that the proposed encoding can reduce up to 42% of switching activity, with an average of 30% reduction, while MPBI achieves just 17.6% reduction in switching activity.
Publisher note
To access the full article, please see PDF.
Author information
Authors and Affiliations
Corresponding author
Rights and permissions
Open Access This article is distributed under the terms of the Creative Commons Attribution 2.0 International License (https://creativecommons.org/licenses/by/2.0), which permits unrestricted use, distribution, and reproduction in any medium, provided the original work is properly cited.
About this article
Cite this article
Gu, J., Guo, H. An Efficient Segmental Bus-Invert Coding Method for Instruction Memory Data Bus Switching Reduction. J Embedded Systems 2009, 973976 (2009). https://doi.org/10.1155/2009/973976
Received:
Accepted:
Published:
DOI: https://doi.org/10.1155/2009/973976