- Research Article
- Open Access
A Formal Approach to the Verification of Networks on Chip
EURASIP Journal on Embedded Systems volume 2009, Article number: 548324 (2009)
The current technology allows the integration on a single die of complex systems-on-chip (SoCs) that are composed of manufactured blocks (IPs), interconnected through specialized networks on chip (NoCs). IPs have usually been validated by diverse techniques (simulation, test, formal verification) and the key problem remains the validation of the communication infrastructure. This paper addresses the formal verification of NoCs by means of a mechanized proof tool, the ACL2 theorem prover. A metamodel for NoCs has been developed and implemented in ACL2. This metamodel satisfies a generic correctness statement. Its verification for a particular NoC instance is reduced to discharging a set of proof obligations for each one of the NoC constituents. The methodology is demonstrated on a realistic and state-of-the-art design, the Spidergon network from STMicroelectronics.
To access the full article, please see PDF.
Rights and permissions
Open Access This article is distributed under the terms of the Creative Commons Attribution 2.0 International License ( https://creativecommons.org/licenses/by/2.0 ), which permits unrestricted use, distribution, and reproduction in any medium, provided the original work is properly cited.
About this article
Cite this article
Borrione, D., Helmy, A., Pierre, L. et al. A Formal Approach to the Verification of Networks on Chip. J Embedded Systems 2009, 548324 (2009). https://doi.org/10.1155/2009/548324
- Control Structure
- Current Technology
- Theorem Prover
- Electronic Circuit
- Correctness Statement