Figure 4From: Performance Analysis of Bit-Width Reduced Floating-Point Arithmetic Units in FPGAs: A Case Study of Neural Network-Based Face Detector Block diagram of 5 stage-pipelined FPU. Back to article page