Skip to main content

Table 3 The synthesis results of the decision modules implementation.

From: Cascade Boosting-Based Object Detection from High-Level Description to Hardware Implementation

 

Logic utilization

Used

Available

Utilization

BLOCK 1 Decision

Number of occupied Slices

1281

10752

12%

 

Number of Slice Flip Flops

626

21504

3%

 

Number of 4 input LUTs

2360

21504

11%

 

Number of DSPs

1

48

2%

 

Maximum frequency

 

47 MHz

 

BLOCK 2 Decision

Number of occupied Slices

3624

10752

34%

 

Number of Slice Flip Flops

801

21504

4%

 

Number of 4 input LUTs

7042

21504

33%

 

Number of DSPs

3

48

6%

 

Maximum frequency

 

42 MHz