Fig. 5From: A novel power model for future heterogeneous 3D chip-multiprocessors in the dark silicon ageThe style of using cache hierarchy in a a multi-programed workload and b a multithreaded workloadBack to article page