Fig. 4
From: A novel power model for future heterogeneous 3D chip-multiprocessors in the dark silicon age
a The target CMP architecture. b A 3D CMP architecture with homogenous cache hierarchy
Fig. 4 | EURASIP Journal on Embedded Systems
