Fig. 3From: Dynamic partial reconfigurable hardware architecture for principal component analysis on mobile and embedded devicesTop-level user-designed hardware block diagram. The top-level module consists of our two user-designed IPsBack to article page