Skip to main content


Springer Nature is making SARS-CoV-2 and COVID-19 research free. View research | View latest news | Sign up for updates

Table 11 Clock cycles achieved for SDHC

From: A low cost and fast controller architecture for multimedia data storage and retrieval to flash-based storage device

Process CCTPP
Initialization 336
Single block read 4176
Single block write 4184
Multiblock (5000) read 20600056
Multiblock (5000) write 20640056