Skip to main content

Advertisement

Springer Nature is making SARS-CoV-2 and COVID-19 research free. View research | View latest news | Sign up for updates

Table 2 Hardware resources and maximum frequency of the with flip-flop-based architecture for the DCT and quantizer blocks in a FPGA implementation on XilinxVirtex5

From: FPGA implementation of JPEG encoder architectures for wireless networks

  FF LUT F_max (MHz)
Logic RAM
DCT_and_Quant (RAM) 4384 1870 18 79,273
 DCT_8 2243 783   79,273
 Intermediate_Buffer 21 9   911,328
 Quantizer 313 366 18 171,851
 Rounding 25    -