Fig. 14
From: FPGA implementation of JPEG encoder architectures for wireless networks
Number of clock cycles required to perform the JPEG encoding as a function of the quality factor
Fig. 14 | EURASIP Journal on Embedded Systems
From: FPGA implementation of JPEG encoder architectures for wireless networks
Number of clock cycles required to perform the JPEG encoding as a function of the quality factor