Fig. 10From: FPGA implementation of JPEG encoder architectures for wireless networksThe idea behind the FR output stageBack to article page