Fig. 1
From: Energy-aware memory management for embedded multidimensional signal processing applications
Simple hierarchical memory architecture with an on-chip SPM and an off-chip DRAM
Fig. 1 | EURASIP Journal on Embedded Systems
From: Energy-aware memory management for embedded multidimensional signal processing applications
Simple hierarchical memory architecture with an on-chip SPM and an off-chip DRAM