Fig. 7From: Low power memory allocation and mapping for area-constrained systems-on-chipsPower/area design space exploration example for data memory (IP reassembly)Back to article page