Fig. 6From: Low power memory allocation and mapping for area-constrained systems-on-chipsPower/area design space exploration example for instruction memory (IP check)Back to article page