Fig. 1From: Low power memory allocation and mapping for area-constrained systems-on-chipsExemplary single-CPU SoC with heterogeneous on-chip memory structureBack to article page