TY - JOUR AU - Benveniste, A. AU - Caspi, P. AU - Edwards, S. AU - Halbwachs, N. AU - Le Guernic, P. AU - de Simone, R. PY - 2003 DA - 2003// TI - The synchronous languages twelve years later JO - Proc. IEEE VL - 91 UR - https://doi.org/10.1109/JPROC.2002.805826 DO - 10.1109/JPROC.2002.805826 ID - Benveniste2003 ER - TY - CHAP AU - Berry, G. ED - Tofte, M. ED - Plotkin, G. ED - Stirling, C. ED - Tofte, M. PY - 1998 DA - 1998// TI - The foundations of Esterel BT - Proof, Language and Interaction: Essays in Honour of Robin Milner ID - Berry1998 ER - TY - JOUR AU - Halbwachs, N. AU - Caspi, P. AU - Raymond, P. AU - Pilaud, D. PY - 1991 DA - 1991// TI - The synchronous dataflow programming language LUSTRE JO - Proc. IEEE VL - 79 UR - https://doi.org/10.1109/5.97300 DO - 10.1109/5.97300 ID - Halbwachs1991 ER - TY - STD TI - Schneider K: The synchronous programming language Quartz.Internal Report 375, Department of Computer Science, University of Kaiserslautern, Kaiserslautern, Germany, 2009 ID - ref4 ER - TY - JOUR AU - Berry, G. PY - 1992 DA - 1992// TI - A hardware implementation of pure Esterel JO - Sadhana VL - 17 UR - https://doi.org/10.1007/BF02811340 DO - 10.1007/BF02811340 ID - Berry1992 ER - TY - CHAP AU - Rocheteau, F. AU - Halbwachs, N. ED - Rozenberg, G. ED - de Bakker, J. ED - Huizing, C. ED - de Roever, W. P. ED - Rozenberg, G. PY - 1992 DA - 1992// TI - Implementing reactive programs on circuits: a hardware implementation of LUSTRE BT - Real-Time: Theory in Practice vol. 600 of LNCS PB - Springer Mook CY - The Netherlands UR - https://doi.org/10.1007/BFb0031993 DO - 10.1007/BFb0031993 ID - Rocheteau1992 ER - TY - CHAP AU - Berry, G. PY - 1999 DA - 1999// BT - The constructive semantics of pure Esterel ID - Berry1999 ER - TY - CHAP AU - Schneider, K. ED - Rammig, F. ED - Rammig, F. PY - 2000 DA - 2000// TI - A verified hardware synthesis for Esterel BT - Distributed and Parallel Embedded Systems (DIPES) ID - Schneider2000 ER - TY - CHAP AU - Schneider, K. PY - 2001 DA - 2001// TI - Embedding imperative synchronous languages in interactive theorem provers BT - Application of Concurrency to System Design (ACSD) UR - https://doi.org/10.1109/CSD.2001.981772 DO - 10.1109/CSD.2001.981772 ID - Schneider2001 ER - TY - JOUR AU - Schneider, K. AU - Brandt, J. AU - Schuele, T. PY - 2006 DA - 2006// TI - A verified compiler for synchronous programs with local declarations JO - Electron. Notes Theor. Comput. Sci. (ENTCS) VL - 153 UR - https://doi.org/10.1016/j.entcs.2006.02.028 DO - 10.1016/j.entcs.2006.02.028 ID - Schneider2006 ER - TY - STD TI - Li YT, Malik S: Performance analysis of real-time embedded software. (Kluwer, The Netherlands, 1999) ID - ref11 ER - TY - CHAP AU - Logothetis, G. AU - Schneider, K. PY - 2003 DA - 2003// TI - Exact high level WCET analysis of synchronous programs by symbolic state space exploration BT - Design, Automation and Test in Europe (DATE) ID - Logothetis2003 ER - TY - JOUR AU - Boldt, M. AU - Traulsen, C. AU - von Hanxleden, R. PY - 2008 DA - 2008// TI - Worst case reaction time analysis of concurrent reactive programs JO - Electron. Notes Theor. Comput. Sci. (ENTCS) VL - 203 UR - https://doi.org/10.1016/j.entcs.2008.05.011 DO - 10.1016/j.entcs.2008.05.011 ID - Boldt2008 ER - TY - CHAP AU - Ju, L. AU - Khoa Huynh, B. AU - Roychoudhury, A. AU - Chakraborty, S. ED - Sapatnekar, S. PY - 2010 DA - 2010// TI - Timing analysis of Esterel programs on general purpose multiprocessors BT - Design Automation Conference (DAC) ID - Ju2010 ER - TY - CHAP AU - Schneider, K. AU - Brandt, J. AU - Schuele, T. PY - 2004 DA - 2004// BT - Causality analysis of synchronous programs with delayed actions UR - https://doi.org/10.1145/1023833.1023859 DO - 10.1145/1023833.1023859 ID - Schneider2004 ER - TY - CHAP AU - Titzer, B. AU - Palsberg, J. ED - Gupta, R. ED - Paek, Y. ED - Gupta, R. PY - 2005 DA - 2005// TI - Nonintrusive precision instrumentation of microcontroller software BT - Languages, Compilers, and Tools for Embedded Systems (LCTES) PB - ACM Chicago CY - IL ID - Titzer2005 ER - TY - CHAP AU - Brandt, J. AU - Schneider, K. ED - Bloem, R. ED - Schaumont, P. PY - 2009 DA - 2009// TI - Static data-flow analysis of synchronous programs BT - Formal Methods and Models for Codesign (MEMOCODE) ID - Brandt2009 ER - TY - JOUR AU - Carloni, L. AU - McMillan, K. AU - Sangiovanni-Vincentelli, A. PY - 2001 DA - 2001// TI - Theory of latency-insensitive design JO - IEEE Trans. Comput.-Aided Design Integr. Circuits Syst. (T-CAD) VL - 20 UR - https://doi.org/10.1109/43.945302 DO - 10.1109/43.945302 ID - Carloni2001 ER - TY - CHAP AU - Cortadella, J. AU - Kishinevsky, M. AU - Grundmann, B. ED - Sentovich, E. ED - Sentovich, E. PY - 2006 DA - 2006// TI - Synthesis of synchronous elastic architectures BT - Design Automation Conference (DAC) ID - Cortadella2006 ER - TY - CHAP AU - Krstic, S. AU - Cortadella, J. AU - Kishinevsky, M. AU - O’Leary, J. ED - Manolios, P. ED - Gupta, A. ED - Manolios, P. PY - 2006 DA - 2006// TI - Synchronous elastic networks BT - Formal Methods in Computer-Aided Design (FMCAD) ID - Krstic2006 ER - TY - BOOK AU - Halbwachs, N. PY - 1993 DA - 1993// TI - Synchronous Programming of Reactive Systems PB - Kluwer CY - The Netherlands UR - https://doi.org/10.1007/978-1-4757-2231-4 DO - 10.1007/978-1-4757-2231-4 ID - Halbwachs1993 ER - TY - JOUR AU - Harel, D. AU - Naamad, A. PY - 1996 DA - 1996// TI - The STATEMATE semantics of Statecharts JO - ACM Trans. Softw. Eng. Methodol. (TOSEM) VL - 5 UR - https://doi.org/10.1145/235321.235322 DO - 10.1145/235321.235322 ID - Harel1996 ER - TY - JOUR AU - Malik, S. PY - 1994 DA - 1994// TI - Analysis of cycle combinational circuits JO - IEEE Trans. Comput.-Aided Design Integr. Circuits Syst. (T-CAD) VL - 13 UR - https://doi.org/10.1109/43.293952 DO - 10.1109/43.293952 ID - Malik1994 ER - TY - CHAP AU - Halbwachs, N. AU - Maraninchi, F. PY - 1995 DA - 1995// TI - On the symbolic analysis of combinational loops in circuits and synchronous programs BT - Euromicro Conference ID - Halbwachs1995 ER - TY - BOOK AU - Brzozowski, J. AU - Seger, C. J. PY - 1995 DA - 1995// TI - Asynchronous Circuits PB - Springer CY - New York UR - https://doi.org/10.1007/978-1-4612-4210-9 DO - 10.1007/978-1-4612-4210-9 ID - Brzozowski1995 ER - TY - CHAP AU - Shiple, T. AU - Berry, G. AU - Touati, H. PY - 1996 DA - 1996// TI - Constructive analysis of cyclic circuits BT - European Design Automation Conference (EDAC) ID - Shiple1996 ER - TY - CHAP AU - Boussinot, F. PY - 1998 DA - 1998// TI - SugarCubes implementation of causality. Research Report 3487 BT - Institut National de Recherche en Informatique et en Automatique (INRIA) ID - Boussinot1998 ER - TY - CHAP AU - Schneider, K. AU - Brandt, J. AU - Schuele, T. AU - Tuerk, T. ED - Watanabe, Y. ED - Desel, J. ED - Watanabe, Y. PY - 2005 DA - 2005// TI - Maximal causality analysis, BT - Application of Concurrency to System Design (ACSD) UR - https://doi.org/10.1109/ACSD.2005.24 DO - 10.1109/ACSD.2005.24 ID - Schneider2005 ER - TY - BOOK AU - Brandt, J. AU - Schneider, K. PY - 2011 DA - 2011// TI - Separate translation of synchronous programs to guarded actions PB - Department of Computer Science, University of Kaiserslautern CY - Kaiserslautern, Germany ID - Brandt2011 ER - TY - CHAP AU - Tardieu, O. AU - de Simone, R. PY - 2004 DA - 2004// TI - Curing schizophrenia by program rewriting in Esterel BT - Formal Methods and Models for Codesign (MEMOCODE) ID - Tardieu2004 ER - TY - CHAP AU - Brandt, J. AU - Schneider, K. ED - Falk, H. ED - Falk, H. PY - 2009 DA - 2009// TI - Separate compilation for synchronous programs BT - Software and Compilers for Embedded Systems (SCOPES) Volume 320 of ACM International Conference Proceeding Series ID - Brandt2009 ER - TY - BOOK AU - Chandy, K. AU - Misra, J. PY - 1989 DA - 1989// TI - Parallel Program Design PB - Addison-Wesley CY - Austin UR - https://doi.org/10.1007/978-1-4613-9668-0_6 DO - 10.1007/978-1-4613-9668-0_6 ID - Chandy1989 ER - TY - CHAP AU - Dill, D. ED - Henzinger, T. ED - Alur, R. ED - Henzinger, T. PY - 1996 DA - 1996// TI - The Murphi verification system BT - Computer-Aided Verification (CAV), Volume 110 of LNCS UR - https://doi.org/10.1007/3-540-61474-5_86 DO - 10.1007/3-540-61474-5_86 ID - Dill1996 ER - TY - BOOK AU - Lamport, L. PY - 1991 DA - 1991// TI - The temporal logic of actions ID - Lamport1991 ER - TY - CHAP AU - Gemünde, M. AU - Brandt, J. AU - Schneider, K. ED - Fernandes, J. ED - Gomes, L. ED - Khomenko, V. ED - Fernandes, J. PY - 2010 DA - 2010// TI - A formal semantics of clock refinement in imperative synchronous languages BT - Application of Concurrency to System Design (ACSD) ID - Gemünde2010 ER - TY - BOOK AU - Plotkin, G. PY - 1981 DA - 1981// TI - A structural approach to operational semantics PB - DAIMI CY - Arhus, Denmark ID - Plotkin1981 ER - TY - JOUR AU - Mosses, P. PY - 2006 DA - 2006// TI - Formal semantics of programming languages JO - Electron. Notes Theor. Comput. Sci. (ENTCS) VL - 148 UR - https://doi.org/10.1016/j.entcs.2005.12.012 DO - 10.1016/j.entcs.2005.12.012 ID - Mosses2006 ER - TY - CHAP AU - Berry, G. AU - Cosserat, L. ED - Brookes, S. ED - Roscoe, A. ED - Winskel, G. PY - 1985 DA - 1985// TI - The Esterel synchronous programming language and its mathematical semantics BT - Seminar on Concurrency (CONCUR) Volume 197 of LNCS UR - https://doi.org/10.1007/3-540-15670-4_19 DO - 10.1007/3-540-15670-4_19 ID - Berry1985 ER - TY - BOOK AU - Tini, S. PY - 2000 DA - 2000// TI - Structural operational semantics for synchronous languages PB - PhD thesis. University of Pisa CY - Italy ID - Tini2000 ER - TY - CHAP AU - Gemünde, M. AU - Brandt, J. AU - Schneider, K. ED - Ghenassia, O. ED - Morawiec, K. ED - Hinderscheit, J. ED - Ghenassia, O. PY - 2011 DA - 2011// TI - Schizophrenia and causality in the context of refined clocks BT - Forum on Specification and Design Languages (FDL) ID - Gemünde2011 ER - TY - CHAP AU - Gemünde, M. AU - Brandt, J. AU - Schneider, K. PY - 2011 DA - 2011// TI - Causality analysis of synchronous programs with refined clocks BT - High Level Design Validation and Test Workshop (HLDVT) ID - Gemünde2011 ER - TY - CHAP AU - Gemünde, M. AU - Brandt, J. AU - Schneider, K. ED - Jobstmann, B. ED - Carloni, L. ED - Jobstmann, B. PY - 2010 DA - 2010// TI - Compilation of imperative synchronous programs with refined clocks BT - Formal Methods and Models for Codesign (MEMOCODE) ID - Gemünde2010 ER - TY - CHAP AU - Berry, G. PY - 1997 DA - 1997// BT - A quick guide to Esterel ID - Berry1997 ER - TY - CHAP AU - Berry, G. AU - Sentovich, E. ED - Melham, T. ED - Margaria, T. ED - Melham, T. PY - 2001 DA - 2001// BT - Correct Hardware Design and Verification Methods (CHARME), Volume 2144 of LNCS PB - Springer CY - Livingston UR - https://doi.org/10.1007/3-540-44798-9_10 DO - 10.1007/3-540-44798-9_10 ID - Berry2001 ER - TY - CHAP AU - Rajan, B. AU - Shyamasundar, R. PY - 2000 DA - 2000// TI - Multiclock ESTEREL: a reactive framework for asynchronous design BT - International Parallel and Distributed Processing Symposium (IPDPS), Cancún PB - IEEE Computer Society CY - Quintana Roo ID - Rajan2000 ER - TY - CHAP AU - Rajan, B. AU - Shyamasundar, R. ED - Latella, D. ED - Bolognesi, T. ED - Latella, D. PY - 2000 DA - 2000// TI - Modeling distributed embedded systems in multiclock Esterel BT - Formal Description Techniques for Distributed Systems and Communication Protocols (FORTE/PSTV) ID - Rajan2000 ER - TY - CHAP AU - Halbwachs, N. PY - 2005 DA - 2005// TI - A synchronous language at work: the story of Lustre BT - Formal Methods and Models for Codesign (MEMOCODE) ID - Halbwachs2005 ER - TY - CHAP AU - Gautier, T. AU - Le Guernic, P. AU - Besnard, L. ED - Kahn, G. PY - 1987 DA - 1987// TI - SIGNAL, a declarative language for synchronous programming of real-time systems BT - Functional, Programming Languages and Computer Architecture, Volume 274 of LNCS UR - https://doi.org/10.1007/3-540-18317-5_15 DO - 10.1007/3-540-18317-5_15 ID - Gautier1987 ER - TY - JOUR AU - Le Guernic, P. AU - Gauthier, T. AU - Le Borgne, M. AU - Le Maire, C. PY - 1991 DA - 1991// TI - Programming real-time applications with SIGNAL JO - Proc. IEEE VL - 79 UR - https://doi.org/10.1109/5.97301 DO - 10.1109/5.97301 ID - Le Guernic1991 ER - TY - JOUR AU - Le Guernic, P. AU - Talpin, J. P. AU - Le Lann, J. C. PY - 2003 DA - 2003// TI - Polychrony for system design JO - J. Circuits Syst. Comput. (JCSC) VL - 12 UR - https://doi.org/10.1142/S0218126603000763 DO - 10.1142/S0218126603000763 ID - Le Guernic2003 ER - TY - CHAP AU - Potop-Butucaru, D. AU - Caillaud, B. AU - Benveniste, A. PY - 2004 DA - 2004// TI - Concurrency in synchronous systems BT - Application of Concurrency to System Design (ACSD) ID - Potop-Butucaru2004 ER - TY - CHAP AU - Potop-Butucaru, D. AU - Caillaud, B. PY - 2005 DA - 2005// TI - Correct-by-construction asynchronous implementation of modular synchronous specifications BT - Application of Concurrency to System Design (ACSD) UR - https://doi.org/10.1109/ACSD.2005.10 DO - 10.1109/ACSD.2005.10 ID - Potop-Butucaru2005 ER -