Figure 9From: Implementation of a reconfigurable ASIP for high throughput low power DFT/DCT/FIR engineDFT/DCT/FIR processor.Back to article page