Figure 8From: Implementation of a reconfigurable ASIP for high throughput low power DFT/DCT/FIR engineMemory architecture.Back to article page