Figure 7From: Implementation of a reconfigurable ASIP for high throughput low power DFT/DCT/FIR enginePipeline process.Back to article page