Figure 6From: Implementation of a reconfigurable ASIP for high throughput low power DFT/DCT/FIR engineR4SDF pipeline architecture.Back to article page