Figure 5From: Implementation of a reconfigurable ASIP for high throughput low power DFT/DCT/FIR engine2D DFT/DCT from 1D DFT/DCT.Back to article page