Figure 2From: Implementation of a reconfigurable ASIP for high throughput low power DFT/DCT/FIR engineFlow graph of the decimation-in-frequency decomposition of an N -point DFT computation into four (N/4)-point DFT computations ( N = 16).Back to article page