Figure 13From: Implementation of a reconfigurable ASIP for high throughput low power DFT/DCT/FIR engineRe-ordering pattern for v n sequence.Back to article page