Figure 1From: A Formal Model for Performance and Energy Evaluation of Embedded Systems CPN model for the first two stages of a pipelined processor. Back to article page