Figure 13From: A DVP-Based Bridge Architecture to Randomly Access Pixels of High-Speed Image Sensors Chip layout of the iBRIDGE core. Back to article page