Figure 17From: Run-Time HW/SW Scheduling of Data Flow Applications on Reconfigurable Architectures Impact of bus size on the scheduler synthesis results for robotic vision application. Back to article page