Figure 1From: Run-Time HW/SW Scheduling of Data Flow Applications on Reconfigurable Architectures The target architecture. Back to article page