Skip to main content
Figure 2 | EURASIP Journal on Embedded Systems

Figure 2

From: Time-Predictable Computer Architecture

Figure 2

Cache configuration for the time-predictable architecture. The method cache M$ caches instructions of a full method/function. The data cache D$ is augmented by a stack cache S$ to avoid cache trashing of stack allocated data with heap allocated data.

Back to article page