Skip to main content
EURASIP Journal on Embedded Systems

Table 2

From: Accelerating Seismic Computations Using Customized Number Representations on FPGAs

Sign: 1 bit

Exponent:  bits

Mantissa:  bits

Back to article page