Figure 5From: Accelerating Seismic Computations Using Customized Number Representations on FPGAs General structure of the circuit design for the FK step. Back to article page