Figure 2From: Performance Analysis of Bit-Width Reduced Floating-Point Arithmetic Units in FPGAs: A Case Study of Neural Network-Based Face Detector Estimation (5) of an activation function (3). Back to article page