Skip to main content

Table 1 The synthesis results of the components implementations.

From: Cascade Boosting-Based Object Detection from High-Level Description to Hardware Implementation

 

Logic utilization

Used

Available

Utilization

Integral Image

Number of occupied Slices

913

10752

8%

 

Number of Slice Flip Flops

300

21504

1%

 

Number of 4 input LUTs

1761

21504

8%

 

Number of DSPs

2

48

4%

 

Maximum frequency

 

129 MHz

 

BLOCK 1

Number of occupied Slices

1281

10752

12%

 

Number of Slice Flip Flops

626

21504

3%

 

Number of 4 input LUTs

2360

21504

11%

 

Number of DSPs

1

48

2%

 

Maximum frequency

 

47 MHz

 

BLOCK 2

Number of occupied Slices

3624

10752

34%

 

Number of Slice Flip Flops

801

21504

4%

 

Number of 4 input LUTs

7042

21504

33%

 

Number of DSPs

3

48

6%

 

Maximum frequency

 

42 MHz