TY - BOOK PY - 2003 DA - 2003// TI - UML for Real: Design of Embedded Real-Time Systems PB - Springer CY - New York, NY, USA ID - ref1 ER - TY - BOOK PY - 2003 DA - 2003// TI - Winning the SoC Revolution: Experiences in Real Design PB - Springer CY - New York, NY, USA ID - ref2 ER - TY - BOOK AU - Grötker, T. AU - Liao, S. AU - Martin, G. AU - Swan, S. PY - 2002 DA - 2002// TI - System Design with SystemC PB - Springer CY - New York, NY, USA ID - Grötker2002 ER - TY - JOUR AU - Talarico, C. AU - Rozenblit, J. W. AU - Malhotra, V. AU - Stritter, A. PY - 2005 DA - 2005// TI - A new framework for power estimation of embedded systems JO - Computer VL - 38 UR - https://doi.org/10.1109/MC.2005.39 DO - 10.1109/MC.2005.39 ID - Talarico2005 ER - TY - JOUR AU - Darringer, J. A. AU - Bergamaschi, R. A. AU - Bhattacharya, S. PY - 2002 DA - 2002// TI - Early analysis tools for system-on-a-chip design JO - IBM Journal of Research and Development VL - 46 UR - https://doi.org/10.1147/rd.466.0691 DO - 10.1147/rd.466.0691 ID - Darringer2002 ER - TY - CHAP AU - Albanese, L. PY - 2004 DA - 2004// TI - Restoring predictability in SoC integration BT - EETimes ID - Albanese2004 ER - TY - CHAP AU - Li, Y. AU - Henkel, J. PY - 1998 DA - 1998// TI - A framework for estimating and minimizing energy dissipation of embedded HW/SW systems BT - Proceedings of the 35th Design Automation Conference (DAC '98) ID - Li1998 ER - TY - JOUR AU - Lahiri, K. AU - Raghunathan, A. AU - Dey, S. PY - 2004 DA - 2004// TI - Efficient power profiling for battery-driven embedded system design JO - IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems VL - 23 UR - https://doi.org/10.1109/TCAD.2004.828137 DO - 10.1109/TCAD.2004.828137 ID - Lahiri2004 ER - TY - BOOK PY - 1996 DA - 1996// TI - Low Power Design Methodologies PB - Kluwer Academic Publishers CY - Norwell, Mass, USA ID - ref9 ER - TY - BOOK AU - Raghunathan, A. AU - Jha, N. K. AU - Dey, S. PY - 1998 DA - 1998// TI - High-Level Power Analysis and Optimization PB - Kluwer Academic Publishers CY - Norwell, Mass, USA UR - https://doi.org/10.1007/978-1-4615-5433-2 DO - 10.1007/978-1-4615-5433-2 ID - Raghunathan1998 ER - TY - JOUR AU - Macii, E. AU - Pedram, M. AU - Somenzi, F. PY - 1998 DA - 1998// TI - High-level power modeling, estimation, and optimization JO - IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems VL - 17 UR - https://doi.org/10.1109/43.736181 DO - 10.1109/43.736181 ID - Macii1998 ER - TY - JOUR AU - Kang, S. M. PY - 1986 DA - 1986// TI - Accurate simulation of power dissipation in VLSI circuits JO - IEEE Journal of Solid-State Circuits VL - 21 UR - https://doi.org/10.1109/JSSC.1986.1052622 DO - 10.1109/JSSC.1986.1052622 ID - Kang1986 ER - TY - CHAP AU - Krodel, T. H. PY - 1991 DA - 1991// TI - PowerPlay—fast dynamic power estimation based on logic simulation BT - Proceedings of IEEE International Conference on Computer Design (ICCD '91) ID - Krodel1991 ER - TY - CHAP AU - Ravi, S. AU - Raghunathan, A. AU - Chakradhar, S. T. PY - 2003 DA - 2003// TI - Efficient RTL power estimation for large designs BT - Proceedings of the 16th International Conference on VLSI Design ID - Ravi2003 ER - TY - CHAP AU - Krishna, V. AU - Ranganathan, N. PY - 1998 DA - 1998// TI - A methodology for high level power estimation and exploration BT - Proceedings of the 8th IEEE Great Lakes Symposium on VLSI ID - Krishna1998 ER - TY - CHAP AU - Raghunathan, A. AU - Dey, S. AU - Jha, N. K. PY - 1996 DA - 1996// TI - Register-transfer level estimation techniques for switching activity and power consumption BT - Proceedings of IEEE/ACM International Conference on Computer-Aided Design (ICCAD '96) UR - https://doi.org/10.1109/ICCAD.1996.569539 DO - 10.1109/ICCAD.1996.569539 ID - Raghunathan1996 ER - TY - CHAP AU - Arts, B. AU - Eng, N. AU - Heijligers, M. J. M. PY - 2003 DA - 2003// TI - Statistical power estimation of behavioral descriptions BT - Proceedings of the 13th International Workshop on Integrated Circuit and System Design, Power and Timing Modeling, Optimization and Simulation (PATMOS '03) UR - https://doi.org/10.1007/978-3-540-39762-5_26 DO - 10.1007/978-3-540-39762-5_26 ID - Arts2003 ER - TY - CHAP AU - Ferrandi, F. AU - Fummi, F. AU - Macii, E. AU - Poncino, M. PY - 1998 DA - 1998// TI - Power estimation of behavioral descriptions BT - Proceedings of Design, Automation and Test in Europe (DATE '98) UR - https://doi.org/10.1109/DATE.1998.655944 DO - 10.1109/DATE.1998.655944 ID - Ferrandi1998 ER - TY - CHAP AU - Mehra, R. AU - Rabaey, J. PY - 1994 DA - 1994// TI - Behavioral level power estimation and exploration BT - Proceedings of the 1st International Workshop on Low Power Design ID - Mehra1994 ER - TY - JOUR AU - Abril, A. AU - Mehrez, H. AU - Petrot, F. AU - Gobert, J. AU - Miro, C. PY - 2005 DA - 2005// TI - Energy estimation and optimization in architectural descriptions of complex embedded systems JO - VLSI Circuits and Systems II VL - 5837 UR - https://doi.org/10.1117/12.608256 DO - 10.1117/12.608256 ID - Abril2005 ER - TY - CHAP AU - Brooks, D. AU - Tiwari, V. AU - Martonosi, M. PY - 2000 DA - 2000// TI - Wattch: a framework for architectural-level power analysis and optimizations BT - Proceedings of the 27th Annual International Symposium on Computer Architecture (ISCA '00) ID - Brooks2000 ER - TY - BOOK AU - Schirrmeister, F. PY - 2004 DA - 2004// TI - Design for Low-Power at the Electronic System Level ID - Schirrmeister2004 ER - TY - CHAP AU - Xanthos, S. AU - Chatzigeorgiou, A. AU - Stephanides, G. PY - 2003 DA - 2003// TI - Energy estimation with systemC: a programmer's perspective BT - Proceedings of the 7th International Conference on Systems Computational Methods in Circuits and Systems Applications ID - Xanthos2003 ER - TY - CHAP AU - Lajolo, M. AU - Raghunathan, A. AU - Dey, S. AU - Lavagno, L. PY - 2000 DA - 2000// TI - Efficient power co-estimation techniques for system-on-chip design BT - Proceedings of Design, Automation and Test in Europe (DATE '00) UR - https://doi.org/10.1145/343647.343691 DO - 10.1145/343647.343691 ID - Lajolo2000 ER - TY - CHAP AU - Bansal, N. AU - Lahiri, K. AU - Raghunathan, A. AU - Chakradhar, S. T. PY - 2005 DA - 2005// TI - Power monitors: a framework for system-level power estimation using heterogeneous power models BT - Proceedings of the 18th IEEE International Conference on VLSI Design ID - Bansal2005 ER - TY - JOUR AU - Nemani, M. AU - Najm, F. PY - 1996 DA - 1996// TI - Towards a high-level power estimation capability JO - IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems VL - 15 UR - https://doi.org/10.1109/43.503929 DO - 10.1109/43.503929 ID - Nemani1996 ER - TY - JOUR AU - Fornaciari, W. AU - Gubian, P. AU - Sciuto, D. AU - Silvano, C. PY - 1998 DA - 1998// TI - Power estimation of embedded systems: a hardware/software codesign approach JO - IEEE Transactions on Very Large Scale Integration (VLSI) Systems VL - 6 UR - https://doi.org/10.1109/92.678887 DO - 10.1109/92.678887 ID - Fornaciari1998 ER - TY - JOUR AU - Damaševičius, R. PY - 2006 DA - 2006// TI - Estimation of design characteristics at RTL modeling level using systemC JO - Information Technology and Control VL - 35 ID - Damaševičius2006 ER - TY - CHAP AU - Bernacchia, G. AU - Papaefthymiou, M. C. PY - 1999 DA - 1999// TI - Analytical macromodeling for high-level power estimation BT - Proceedings of IEEE/ACM International Conference on Computer-Aided Design (ICCAD '99) ID - Bernacchia1999 ER - TY - JOUR AU - Bogliolo, A. AU - Benini, L. PY - 1998 DA - 1998// TI - Robust RTL power macromodels JO - IEEE Transactions on Very Large Scale Integration (VLSI) Systems VL - 6 UR - https://doi.org/10.1109/92.736131 DO - 10.1109/92.736131 ID - Bogliolo1998 ER - TY - JOUR AU - Bogliolo, A. AU - Benini, L. AU - De Micheli, G. PY - 2000 DA - 2000// TI - Regression-based RTL power modeling JO - ACM Transactions on Design Automation of Electronic Systems VL - 5 UR - https://doi.org/10.1145/348019.348081 DO - 10.1145/348019.348081 ID - Bogliolo2000 ER - TY - JOUR AU - Gupta, S. AU - Najm, F. N. PY - 2000 DA - 2000// TI - Analytical models for RTL power estimation of combinational and sequential circuits JO - IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems VL - 19 UR - https://doi.org/10.1109/43.851996 DO - 10.1109/43.851996 ID - Gupta2000 ER - TY - CHAP AU - Zafalon, R. AU - Rossello, M. AU - Macii, E. AU - Poncino, M. PY - 2000 DA - 2000// TI - Power macromodeling for a high quality RT-level power estimation BT - Proceedings of the 1st IEEE International Symposium on Quality of Electronic Design (ISQED '00) ID - Zafalon2000 ER - TY - BOOK AU - Benini, L. AU - De Micheli, G. PY - 1997 DA - 1997// TI - Dynamic Power Management: Design Techniques and CAD Tools PB - Kluwer Academic Publishers CY - Norwell, Mass, USA ID - Benini1997 ER - TY - CHAP AU - Shang, L. AU - Jha, N. K. PY - 2001 DA - 2001// TI - High-level power modeling of CPLDs and FPGAs BT - Proceedings of the 19th IEEE International Conference on Computer Design: VLSI in Computers and Processors (ICCD '01) ID - Shang2001 ER -