Fig. 8From: FIJI: Fault InJection InstrumenterExample floorplan of an FPGA design containing FIJIBack to article page