Fig. 4From: A novel power model for future heterogeneous 3D chip-multiprocessors in the dark silicon agea The target CMP architecture. b A 3D CMP architecture with homogenous cache hierarchyBack to article page