Fig. 11From: FPGA implementation of JPEG encoder architectures for wireless networksThe idea behind the shifter output stagesBack to article page