Figure 6From: A Platform-Based Methodology for System-Level Mixed-Signal Design Pipelined converter simplified block diagram—feasible performance models have been generated for the blocks in green: the SHA and the gain error digital calibration block (GDEC). Back to article page