Figure 3From: SmartCell: An Energy Efficient Coarse-Grained Reconfigurable Architecture for Stream-Based Applications Cell unit structure. Each cell consists of 4 PEs and 4 instruction memories in pairs. A configurable crossbar is designed as the intracell data exchange network. The SPI buses are designed to form a ripple array structure for instruction loading and dynamic reconfiguration.Back to article page